ARS Technica: Researchers at MIT have refined a software-based chip simulator that tests chip designs with large numbers of cores for flaws, adding the ability to measure designs' potential power consumption, as well as processing times for tasks, memory access, and core-to-core communications patterns.
